



Iranian Journal of Physics Research, Vol. 21, No. 2, 2021
DOI: 10.47176/ijpr.21.2.38691

Research note

The effect of annealing temperature on the characterization and electrical characteristics of NiO/PVC gate dielectric

A Hayati

Department of science, faculty of Imam Mohammad Bagher, Mazandaran branch,
Technical and vocational university (TVU), Sari, Iran

E-mail: amhaiati@tvu.ac.ir

(Received 15 August 2019 ; in final form 01 February 2021)

Abstract

The thickness of silicon oxide gate dielectric for field effect transistors is 1 to 2 nm. Therefore, reducing the thickness of gate to 1 nm for future products will increase the tunnelling and leakage currents. The hybrid nano composites are good candidates as dielectric gates with high dielectric constant, wide band gap, and in thermal equilibrium in contact with silicon substrate. In the present work, we synthesized NiO/PVC hybrids as suitable dielectric materials by sol-gel method and tried to test the loss weight of samples against heat by using the thermogravimetric analysis (TGA) and its derivative. To measure the mobility, dielectric constant and conductivity of the samples at different annealing temperatures, we used A132GPS to calculate the activation energy in the logarithmic diagram in terms of temperature inverse. Results show that NiO/PVC:2 has less leakage current due to higher dielectric constant. The behavior of these samples is roughly the same rise up to 400 K. Differences between samples occur at higher temperatures so that the NiO/PVC:2 sample has a higher mobility at temperatures above 400 K.

Keywords: MOSFET nanotransistors, gate dielectric, NiO:PVC hybrid nanocomposite and sol gel method

For full article, refer to the Persian section