Document Type : Original Article
Author
Department of Electronics, Yadegar-e-Imam Khomeini (RAH) Shahre Rey Branch, Islamic Azad University, Tehran, Iran
Abstract
In this paper, the electrical characteristics of a nanoscale double gate metal source drain transistor is thoroughly investigated. Since reduction of the channel thickness results in the variation of energy level in sub-bands and increment of band gap energy, the bandstructure of the device is calculated via employing sp3d5s* tight binding formalism in 2D Hamiltonian with one atomic layer precision. Next, the effective mass of carriers is derived from the related bandstructure as a function of different channel thicknesses. Based on the obtained results, the carrier effective mass considerably increases in comparison with the related bulk values as the channel thickness scales down. Following that, the drive current of the device is calculated via Green’s function formalism. Furthermore, a statistical analysis was conducted to calculate the sensitivity of the main electrical measures with respect to the variation of critical physical and structural design parameters. By scaling down the channel thickness and increment of the effective Schottky barrier height, a potential well is created in the channel along the source and drain, which makes resonant tunneling occur at low temperatures and as a consequence, results in the occurrence of negative differential resistance in the transfer characteristics of the device. The impact of critical design parameters on the resonant tunneling phenomena in the proposed device is thoroughly investigated.
Keywords
- metal source drain transistor
- Schottky contact
- tight binding formalism
- resonant tunneling
- Green’s function formalism
Main Subjects
- P Banerjee and S K Sarkar, Semicond. Sci. Technol. 34, 3 (2019) 035010.
- D Y Jeon, et al., Solid State Electron. 171(2020) 107860.
- N Pandey, et al., IEEE Trans. Electron Devices 65, 8(2018) 3112.
- N Parihar, et al., IEEE Trans. Electron Devices 66, 8 (2019) 3273.
- W F Lü and L Dai, Microelectron. J. 84 (2019) 54.
- H Chakrabarti, R Maity, and N P Maity, Microsyst. Technol. 25, 12 (2019) 4675.
- R Kim, U E Avci, and I A Young, IEEE Trans. Electron Devices 66, 3 (2019) 1189.
- Y Nagatomi, et al., Semicond. Sci. Technol. 32, 3 (2017) 035001.
- Hellenbrand, et al., IEEE Electron Device Lett. 38, 11 (2017) 1520.
- T Dutta, et al., IEEE J. Electron Devices Soc. 4, 2 (2016) 66.
- J. Wu, et al., IEEE Electron Device Lett. 39, 4 (2018) 472.
- S A Loan, S Kumar, and A M Alamoud, Superlattices and Microstruct. 1, 91 (2016) 78.
- M Schwarz, et al., IEEE Trans. Electron Devices 64, 9 (2017) 3808.
- A Kaur, R Mehra, and A Saini, AEU - Int. J. Electron. Commun. 111 (2019) 152888.
- A Vinod, P Kumar, and B Bhowmick, AEU - Int. J. Electron. Commun. 107 (2019) 257.
- S Kale, Silicon 12, 3(2020) 479.
- A Vinod, P Kumar, and B Bhowmick, AEU - Int. J. Electron. Commun. 107 (2019) 257.
- Z Ahangari and M Fathipour, Chin. Phys. B 22, 9 (2013) 098502.
- B Feng, et al., J. Appl. Phys. 119, 5 (2016) 054304.
- T B Boykin, G Klimeck, and F Oyafuso, Phys. Rev. B 69, 11 (2004) 115201.
- T B Boykin, et al., J. Condens. Matter Phys. 19, 3 (2007) 036203.
- N Pandey, et al., IEEE Trans. Electron Devices 65, 8 (2018) 3112.
- A Nandi, N Pandey, and S Dasgupta, IEEE Trans. Electron Devices 64, 8 (2017) 3056.
- T B Boykin, et al., Phys. Rev. B 66, 12 (2002) 125207.
)